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I. INTRODUCTION
The total amount of energy absorbed by a MOSFET from
incident ionizing radiation, measured by total ionizing dose
(TID) using either a unit called rad or the SI unit called Gy
(1 Gy=100 rad=1 J/kg), can build up an amount of trapped
charges in oxides and activate hydrogen-passivated interface
traps at silicon/oxide interfaces [1]. TID-induced oxide- and
interface-trapped charges influence electrical characteristics
of electronic devices [2]. For example, it gives rise to a
drive current loss by increasing the absolute threshold volt-
age and/or reducing the effective channel mobility [3]. The
innermost electronics of CERN’s forthcoming high-luminosity
Large Hadron Collider (HL-LHC) is anticipated to experience
an unprecedented radiation level up to 1 Grad of TID and
1016neutrons/cm2 of hadron fluence over ten years of op-
eration [4]. This might lead to device degradation and even
failure [5]. With the perspective of using advanced CMOS tech-
nologies in the HL-LHC, we have been studying the radiation
tolerance of a commercial 28-nm bulk CMOS process up to
1 Grad [3], [6]. Using the Y–function method [7], this paper
experimentally investigates the effects of TID on the channel
mobility in linear operation.
II. CHANNEL MOBILITY EXTRACTION
This work studies the drain-to-source current IDS in strong
inversion of linear operation at a small value of drain-to-source
voltage (VDS = 0.01V). Using the drift-diffusion model for
drain current IDS = WµeffCox (VGB − VT)VDS/L and the first-
order model for mobility degradation µeff = µ0/[1 + θ(VGB −
VT)] gives the current-voltage expression:
IDS =
W
L
µ0
1 + θ(VGB − VT)Cox (VGB − VT)VDS, (1)
where W and L are the effective channel width and length,
respectively, µeff is the effective channel mobility, µ0 is the low-
field channel mobility, θ is the effective mobility degradation
coefficient, VGB is the gate-to-bulk voltage, VT is the charge
threshold voltage, and Cox is the gate oxide capacitance per
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unit area. Differentiating IDS versus VGB for Gm and combining
it with (1), we obtain the well-known Y function [7]:
IDS√
Gm
=
√
W
L
µ0CoxVDS (VGB − VT) . (2)
In strong inversion, IDS/
√
Gm is independent of θ and pro-
portional to VGB, as evidenced by the |IDS| /
√
Gm versus |VGB|
curves in Fig. 1a-b and Fig. 1e-f. VT is defined as the |VGB|–
intercept of the linear extrapolation and µ0 is deduced from
the slope of the extrapolated line. At high TID levels, narrow-
channel MOSFETs demonstrate a higher VT shift and a more
significant µ0 reduction than wide-channel MOSFETs.
To get an accurate extraction of VT, µ0, and θ, this linear
extrapolation has to be applied in a sufficient strong inversion
region [7]. This can be checked by the occurrence of the
θ(|VGB|) plateau at high values of |VGB|. Combining the derived
Gm with (1) enables us to extract θ:
θ =
[
IDS
Gm (VGB − VT) − 1
]
1
VGB − VT . (3)
Fig. 1c-d and Fig. 1g-h confirm the |VGB| independence of θ
in strong inversion. Due to the significant VT shift at high
TID levels, narrow-channel pMOSFETs have a reduced |VGB|
range with the validity of the Y–function method. Furthermore,
the corresponding θ tends to be zero, indicating a negligible
influence of |VGB| on the µeff of narrow-channel pMOSFETs.
III. GIGARAD-TID EFFECTS ON CHANNEL MOBILITY
Fig. 2 plots the calculated µeff using the extracted VT, µ0,
and θ versus |VGB| − VT. We observe a |VGB|-induced mobility
degradation, except for narrow-channel pMOSFETs that display
a |VGB|-independent µeff at high TID levels. This corresponds to
their negligible θ at high TID levels. We also observe a higher
µeff reduction for narrow-channel MOSFETs than wide-channel
MOSFETs. Note that µ0 corresponds to |VGB| − VT = 0. As
expected, the low-field electron mobility is around three times
the low-field hole mobility.
The µ0 and VT variation is plotted versus TID in Fig. 3.
We see a limited influence on µ0 (< 20%) and VT (< 7%)
of wide-channel MOSFETs even at ultrahigh TID levels. This
indicates the improved radiation tolerance of the advanced
gate stacks. However, narrow-channel MOSFETs undergo a
significant µ0 reduction up to 36% for nMOSFETs (Fig. 3a) and
up to 73% for pMOSFETs (Fig. 3c). This is because narrow-
channel MOSFETs are more sensitive to the TID-induced
charge trapping related to the thick STI oxides. Near threshold,
oxide-trapped charges near silicon/STI interfaces and trapped
charges at silicon/STI interfaces act as Coulomb scattering
centers that are believed to contribute to this significant mobility
degradation. For narrow-channel nMOSFETs, the negative VT
shift (Fig. 3b) mitigates the effect of µ0 reduction on the
drive current. However, for narrow-channel pMOSFETs, oxide-
and interface-trapped charges together increase VT up to 36%
(Fig. 3d) and degrade µ0 up to 73% that considerably reduces
the drive current and leads to a much worse situation.
IV. CONCLUSION
Using the Y–function method, we extract the channel mobil-
ity of commercial 28-nm bulk MOSFETs in strong inversion of
linear operation before irradiation and at different TID levels.
Extracted results confirm the enhanced radiation tolerance of
wide-channel MOSFETs that is mostly due to the advanced
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Fig. 1: Y–function |IDS| /
√
Gm (abef) and mobility degradation coefficient θ (cdgh) of n- (a-d) and pMOSFETs (e-h) versus
gate-to-bulk voltage |VGB|.
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Fig. 2: Effective channel mobility µeff of n- (ab) and pMOSFETs (cd) versus overdrive voltage |VGB| − VT.
gate stacks in nanoscale CMOS technologies. Narrow-channel
MOSFETs demonstrate a rather high mobility reduction that
is attributed to the Coulomb scattering of the charge buildup
related to the thick shallow trench isolation oxides.
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Fig. 3: Variation of low-field channel mobility µ0 (ac) and
threshold voltage VT (bd) of n- (ab) and pMOSFETs (cd).
